



### Listing of Claims

This listing of claims will replace all prior versions, and listings, of claims in the application.

1 – 12. (Cancelled)

1   **13.**   (currently amended) A system for distinguishing between types of voice packets,  
2           comprising:

3                   a voice packet memory having a plurality of storage locations for  
4           storing voice packet data;

5                   a pre-processing path including a layer register that stores selected  
6           header field data from the voice packet data coupled to the voice packet  
7           memory that includes a plurality of layer processors that remove header  
8           information from voice packet data; ~~and~~

9                   a direct memory access path coupled to the voice packet memory that  
10          transfers voice packet data to the voice packet memory; and

11                   a receive process subsystem that receives header field data from the  
12          layer register and voice packet data from the pre-processing path and  
13          generates voice packet memory address locations for the voice packet data.

1   **14.**   (Cancelled)

1   **15.**   (currently amended) The system of claim 14 13, wherein:

2                   the header field data includes an Internet protocol source address..

1   **16.**    (currently amended) The system of claim ~~14~~ 13, wherein:

2                   the header field data includes a User Datagram Protocol (UDP)  
3                   destination port value.

1   **17.**    (Cancelled)

1   **18.**    (currently amended) A system for processing voice-over-network data packets,  
2    comprising:

3                   a voice packet memory having a plurality of storage locations;

4                   a receive subsystem that includes

5                         a first data path for transferring voice data packets to the voice  
6                   packet memory, and

7                         a second data path for removing and storing header information  
8                   of a voice data packet and outputting voice data; and

9                         a receive processor subsystem that receives stored header information  
10                   from the second path and generates voice packet memory address locations  
11                   for voice data output from the second data path.

1   **19.**    (original) The system of claim 18, wherein:

2                   the receive subsystem further includes a receive first-in-first-out buffer  
3                   (FIFO) having a receive FIFO input that receives voice data packets and a  
4                   receive FIFO output coupled to the first data path and second data path.

1    **20.**    (original) The system of claim 18, further including:

2                   a network interface coupled to the receive subsystem that includes  
3                   a media access control core coupled to a media interface for  
4                   decoding voice data packets transmitted on a transmission media; and  
5                   a transaction layer first-in-first-out buffer (FIFO) that stores  
6                   portions of voice data packets decoded by the media access control  
7                   core.

1    **21.**    (new) The system of claim 18 wherein:

2                   the receive subsystem further includes  
3                   a receive first-in-first-out buffer (FIFO) having a plurality  
4                   of entries, each receive FIFO entry storing voice packet data and  
5                   corresponding control data for the voice packet data, the control  
6                   data indicating packet layer information corresponding to the voice  
7                   packet data; and  
8                   a receive queue having a plurality of queue entries, each  
9                   queue entry storing queue information for each packet stored in the  
10                  receive FIFO, the queue information including a packet standard  
11                  value that indicates when the packet corresponding to the entry  
12                  passes predetermined header processing filters.

1    **22.**    (new) The system of claim 21, wherein:

2                   the control data indicates voice data packet corresponding to a layer 3  
3                   packet header and a layer 4 packet header.

1    **23.**    (new) The system of claim 21, wherein:

2                   the control data indicates starting portions of packet, middle portions  
3                   of the packet, and ending portions of the packet.

- 1   **24.**    (new) The system of claim 21, wherein:  
2                   the packet standard value indicates that a packet layer 3 field matches  
3                   at least one predetermined layer 3 address.
- 1   **25.**    (new) The system of claim 21, wherein:  
2                   the packet standard value indicates that a packet layer 4 field matches  
3                   at least one predetermined value layer 4 address.
- 1   **26.**    (new) The system of claim 21 wherein:  
2                   the second data path forwards voice packet data of an entry from the  
3                   receive FIFO according to the control data for the entry.
- 1   **27.**    (new) The system of claim 26, wherein:  
2                   the second data path includes  
3                   an input coupled to the receive FIFO,  
4                   a layer 2 processor that selectively removes layer 2 information  
5                   from voice packet data, and  
6                   a layer 3 processor that selectively removes layer 3 information  
7                   from voice packet data.
- 1   **28.**    (new) The system of claim 27, wherein:  
2                   the layer 3 processor stores selected layer 3 information.
- 1   **29.**    (new) The system of claim 27, further including:  
2                   a layer 4 processor that selectively removes layer 4 information from  
3                   voice packet data.
- 1   **30.**    (new) The system of claim 2, wherein:  
2                   the layer 4 processor stores selected layer 4 information.
- 1   **31.**    (new) The system of claim 21, further including:

2                   a direct memory access controller that transfers voice packet data of an  
3 entry from the receive FIFO according to the control data for the entry.

1   **32.**   (new) The system of claim 31, further including:

2                   a receive arbitrator coupled to the receive queue that controls the  
3 transfer of voice packet data from the receive FIFO, the second data path and  
4 direct memory access controller according to the queue information of the  
5 receive queue.